

ELECTROLUMINESCENT DISPLAY APPARATUS AND DRIVING METHOD THEREOF

BACKGROUND OF THE INVENTION

5 1) Field of the Invention

 The present invention relates to an electroluminescent (EL) display apparatus in which self-luminescent elements such as organic light emitting diodes (OLEDs) and thin film transistors (TFTs) for driving the self-luminescent elements are arranged in a matrix, and the driving
10 method thereof, and more specifically, relates to a voltage-write type EL display apparatus in which nonuniform luminance does not occur even in a large screen display apparatus, and the driving method thereof.

2) Description of the Related Art

15 The organic EL display apparatus using an OLED is recently attracting attention because of a wide angle of visibility, high contrast, and excellent visibility, as compared with a liquid crystal display apparatus using a liquid crystal device. Since the organic EL display apparatus does not require a backlight, a thin and light display can be
20 realized, and hence it is also advantageous in view of power consumption. Further, the organic EL display apparatus has features such that the response speed is fast since direct current low-voltage driving is possible, it is strong against vibrations since the display apparatus is formed of solid, it has a wide operating temperature limit,
25 and a flexible shape is possible.

A conventional organic EL display apparatus will be explained below, mainly about an active matrix panel. Fig. 13 indicates the active matrix panel and a driving circuit in the schematic configuration of the conventional organic EL display apparatus. In Fig. 13, in the
5 active matrix panel 100, display cells 110 are arranged at each point of intersection of n scan lines Y_1 to Y_n and m data lines X_1 to X_m , and the basic structure is similar to that of the active matrix type liquid crystal display apparatus.

The active matrix panel 100 includes, as the liquid crystal
10 display apparatus, a scan line driving circuit 120 that supplies a scan line select voltage at a predetermined timing with respect to the n scan lines Y_1 to Y_n and a data line driving circuit 130 that supplies a data voltage at a predetermined timing with respect to the m data lines X_1 to X_m . In Fig. 13, other types of circuit for driving the organic EL display
15 apparatus are omitted.

In the active matrix panel 100, the point different from the liquid crystal display apparatus is that the respective display cells 110 include the OLED instead of the liquid crystal device. As the configuration of the display cell 110, a so-called voltage write type display cell is well
20 known, which includes a select TFT, a drive TFT, a capacitor, and an OLED one each (for example, see Japanese Patent Application Laid-open Publication No. H8-234683, hereinafter, "first patent document").

One example of an equivalent circuit in the voltage write type
25 display cell is such that, as shown in Fig. 13, the gate of the select TFT

is connected to the scan line and the drain to the data line, and the gate of the drive TFT is connected to the source of the select TFT, and the source to a common line (in many cases, a ground line GND). The capacitor is connected between the source and gate of the drive TFT, and the anode side of the OLED is connected to a supply voltage line (V_{dd} in the figure), with the cathode side thereof connected to the drain of the drive TFT.

The operation of the voltage write type display cell will be explained briefly. When the scan line select voltage is supplied from the scan line driving circuit 120 to the gate of the select TFT, the select TFT becomes the ON state, so that the data voltage supplied from the data line driving circuit 130 is applied to the gate of the drive TFT and the capacitor. As a result, the drive TFT becomes the ON state, and a current path from the cathode side of the OLED to the common line is formed. In other words, the OLED emits light by the current determined corresponding to the data voltage. On the other hand, the data voltage is stored in the capacitor.

The stored data voltage is supplied to the gate of the drive TFT due to the connection between the drive TFT and the capacitor. Therefore, even when the scan line select voltage is not supplied to the gate of the select TFT, that is, after the scan line driving circuit 120 has shifted to the selection of the next scan line, the OLED continues to emit light until the next scan line is selected by the scan line driving circuit 120. In other words, the OLED continues to emit light by the data voltage written in the capacitor. Hence, this type of display cell is

referred to as the voltage write type.

The first patent document relates to the voltage write type organic EL display apparatus, and other than this, a current write type organic EL display apparatus that can solve the problem of nonuniform
5 luminance described later has also been proposed (for example, see Japanese Patent Application Laid-open Publication No. 2001-147659 hereinafter, "second patent document").

However, the organic EL display apparatus adopting the voltage write type display cell has a problem in that nonuniform luminance
10 occurs in realizing a large screen. It is known that this problem occurs because the properties of the drive TFT (for example, threshold voltage V_{th}) are different between the display cells, even on a normal-size screen. Various solutions with respect to the problem due to the difference in the drive TFT have been proposed, and hence further
15 explanation is omitted here.

The occurrence of nonuniform luminance due to a large screen is not attributable to the difference in the drive TFT, but attributable to wiring resistance of the common line. This problem will be explained below. Fig. 14A illustrates a display cell line of the i -th line in the
20 active matrix panel 100. As shown in Fig. 14A, in m display cells on the i -th line, the sources of the respective drive TFTs are all connected to the same common line 31. In other words, while all drive TFTs are in the ON state, the currents i_1 to i_m flowing to the respective OLEDs flow to the same common line 31. The common line 31 is formed of a
25 highly conductive material, but has wiring resistance more or less

(resistance R_1 to R_{m+1} in the figure), and when the length thereof becomes long with an increase of the screen size, a voltage drop due to the wiring resistance cannot be ignored.

Normally, since high definition is realized with an increase of the
5 screen size, the number of the display cells in the line direction also increases. This means that the sum total of the current flowing into the common line 31 increases, which causes a further increase in the voltage drop due to the wiring resistance. Therefore, when the luminance of the active matrix panel 100 is made the highest, the
10 current value flowing into the common line 31 becomes the largest. Fig. 14B explains a voltage drop in the common line. The common lines 31 are arranged, as shown in Fig. 13, for each line, and in parallel with the line direction, and the opposite terminals thereof are connected to a common power source. Since the common power source is a
15 grounded potential in many cases, the current flowing into the common line 31 from the respective display cells is divided by a current value corresponding to the inflow position and directed to the opposite terminals of the common line 31. Therefore, when the wiring length of the common line 31 is designated as L , as shown in Fig. 14B, the
20 potential at a position of $0.5L$ from one end of the common line 31 becomes maximum, taking into consideration that the wiring resistance is superimposed according to the position from the end of the common line 31. The maximum value V_{\max} is expressed by the following equations:

$$V_{\max} = \frac{1}{2} \cdot r \cdot i \cdot \left(\frac{m+1}{2} \right)^2 \quad \dots \text{[m: odd number]}$$

$$V_{\max} = \frac{1}{2} \cdot r \cdot i \cdot \frac{m}{2} \cdot \left(\frac{m+2}{2} \right) \quad \dots \text{[m: even number]}$$

where the current flowing to the respective OLEDs is designated as "i",
and a resistance of the wiring resistance of the common line 31

5 corresponding to between the display cells is designated as "r".

In the organic EL display apparatus, since all OLEDs are made
to emit light steadily, the current flows from the respective display cells
to the common line 31, even immediately before writing a new data
voltage in the capacitor in the display cell. In other words, even
10 immediately before writing a data voltage, the potential of the common
line 31 has a size corresponding to the position of the display cell in
which the data voltage is written, that is, a size according to the
potential distribution as shown in Fig. 14B. As seen from the
configuration of the display cell shown in Fig. 14A, since one terminal of
15 the capacitor is connected to the common line 31, the voltage written in
the capacitor has a size based on the potential of the common line 31.
In other words, even when the data having the same voltage value is
input respectively to the display cells on the first row and the display
cells on the m/2-th row, the voltage written in the capacitor in the
20 respective display cells is different.

For example, even when a data voltage V_{sig} is supplied to all
data lines X_i to X_m from the data line driving circuit 130, the voltage V_{sig}
is written in the capacitor in the display cell located on the data line X_i

in Figs. 14A and 14B, and a voltage $V_{sig} - V_{max}$ which is smaller than the voltage V_{sig} is written in the capacitor in the display cell located on the data line $X_{0.5L}$. That is, the active matrix panel 100 becomes dark in the central portion, and brighter towards the edges. This is an important problem in realizing a large size and high luminance in the active matrix panel 100.

The second patent document discloses a current write type display cell, but in this current write type, it is necessary to provide a minute current of a precise value to the respective display cells. With an increase of the screen size, the current control becomes difficult. Further, the current write type display cell requires more (for example, four) TFTs than being required in the voltage write type display cell, in order to form the display cell, this causes problems in improving a numerical aperture of the display cell and in cost reduction.

SUMMARY OF THE INVENTION

It is an object of the present invention to at least solve the problems in the conventional technology.

An electroluminescent display apparatus according to one aspect of the present invention includes a plurality of display cells arranged in a matrix form in which a plurality of scan lines and a plurality of data lines intersect, and a scan line driving circuit. Each of the display cells includes a select transistor whose gate receives a select voltage from one of the scan lines; a drive transistor whose gate receives a data voltage from one of the data lines through the select

transistor; a capacitor whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a source of the drive transistor. The scan line driving circuit supplies a stepped pulse as the select voltage to each of the scan lines, the stepped pulse being formed of a first voltage and a second voltage larger than the first voltage. A drain of the drive transistor and other terminal of the capacitor are connected to a scan line next to the one of the scan lines.

An electroluminescent display apparatus according to another aspect of the present invention includes a plurality of display cells arranged in a matrix form in which a plurality of select scan lines and a plurality of data lines intersect, a plurality of write scan lines, and a scan line driving circuit. Each of the display cells includes a select transistor whose gate receives a select voltage from one of the select scan lines; a drive transistor whose gate receives a data voltage from one of the data lines through the select transistor; a capacitor whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a source of the drive transistor. Each of the write scan lines is arranged in a pair with each of the select scan lines and is connected to a drain of the drive transistor and other terminal of the capacitor. The scan line driving circuit supplies a scan line select voltage to each of the select scan lines, and supplies a write reference voltage to each of the write scan lines that is in a pair with the each of the select scan lines. The scan line driving circuit supplies the scan line select voltage and

the write reference voltage at a voltage value and a timing such that a first phase, a second phase, and a third phase are sequentially repeated, the first phase indicates that the data voltage is written in the capacitor without allowing the electroluminescent element to emit light, the second phase indicates that a voltage stored in the capacitor is held without allowing the electroluminescent element to emit light, and the third phase indicates that light emission by the electroluminescent element is sustained until the next first phase depending on the voltage stored.

10 An electroluminescent display apparatus according to still another aspect of the present invention includes a plurality of display cells arranged in a matrix form in which a plurality of scan lines and a plurality of data lines intersect, a plurality of common lines, and a data line driving circuit. Each of the display cells includes a select
15 transistor whose gate receives a select voltage from one of the scan lines; a drive transistor whose gate receives a data voltage from one of the data lines through the select transistor; a capacitor whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a
20 source of the drive transistor. Each of the common lines is connected to a drain of the drive transistor and other terminal of the capacitor. The data line driving circuit calculates a voltage drop in the electroluminescent element at a position in a direction of each of the scan lines, based on the position in the direction with respect to the
25 each of common lines and a wiring resistance between the display cells

arranged on the each of common lines, and supplies a data voltage corrected based on the voltage drop to each of data lines.

A driving method according to still another aspect of the present invention includes driving an electroluminescent display apparatus.

5 The electroluminescent display apparatus includes a plurality of display cells arranged in a matrix form in which a plurality of scan lines and a plurality of data lines intersect, each of the display cells including a select transistor whose gate receives a select voltage from one of the scan lines; a drive transistor whose gate receives a data voltage from
10 one of the data lines through the select transistor; a capacitor whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a source of the drive transistor, wherein a drain of the drive transistor and other terminal of the capacitor are connected to a scan line next to the
15 one of the scan lines. The driving method includes first supplying a first voltage to each of the scan lines during a predetermined cycle; second supplying a second voltage larger than the first voltage to the each of the scan lines during the cycle, successively from the first supplying; and third supplying a voltage not larger than a threshold
20 voltage of the select transistor to each of the scan lines, at least during the cycle, successively from the second supplying.

A driving method according to still another aspect of the present invention includes driving an electroluminescent display apparatus.

The electroluminescent display apparatus includes a plurality of display
25 cells arranged in a matrix form in which a plurality of select scan lines

and a plurality of data lines intersect, each of the display cells including a select transistor whose gate receives a select voltage from one of the select scan lines; a drive transistor whose gate receives a data voltage from one of the data lines through the select transistor; a capacitor
5 whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a source of the drive transistor; and a plurality of write scan lines, each of the write scan lines being arranged in a pair with each of the select scan lines and being connected to a drain of the drive transistor and
10 other terminal of the capacitor. The driving method includes first supplying the select voltage and a write reference voltage to each of the select scans line and each of the write scan lines, respectively, at a voltage value and a timing such that the data voltage is written in the capacitor, without allowing the electroluminescent element to emit light;
15 second supplying the select voltage and the write reference voltage to the each of the select scan lines and the each of the write scan lines, respectively, at a voltage value and a timing such that a voltage stored in the capacitor is held, without allowing the electroluminescent device to emit light; and third supplying the select voltage and the write
20 reference voltage to the each of the select scan lines and the each of the write scan lines, respectively, at a voltage value and a timing such that light emission of the electroluminescent device is sustained until the next first supplying, based on the voltage stored.

A driving method according to still another aspect of the present
25 invention includes driving an electroluminescent display apparatus.

The electroluminescent display apparatus includes a plurality of display cells arranged in a matrix form in which a plurality of scan lines and a plurality of data lines intersect, each of the display cells including a select transistor whose gate receives a select voltage from one of the scan lines; a drive transistor whose gate receives a data voltage from one of the data lines through the select transistor; a capacitor whose one terminal is connected to the gate of the drive transistor; and an electroluminescent element whose one terminal is connected to a source of the drive transistor; and a plurality of common lines, each of the common lines being connected to a drain of the drive transistor and the other terminal of the capacitor. The driving method includes calculating a voltage drop in the electroluminescent element at a position in a direction of each of the scan lines, based on the position in the direction with respect to the each of common lines and a wiring resistance between the display cells arranged on the each of common lines; correcting the data voltage based on the voltage drop; and supplying the data voltage corrected to each of the data lines.

The other objects, features and advantages of the present invention are specifically set forth in or will become apparent from the following detailed descriptions of the invention when read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic diagram of an EL display apparatus according to a first embodiment;

Fig. 2 is an equivalent circuit diagram in a display cell of the EL display apparatus according to the first embodiment;

Fig. 3 is a timing chart of a scan line select voltage supplied to scan lines, and a data voltage supplied to a data line, in the equivalent
5 circuit in the display cell in the EL display apparatus;

Fig. 4 is an equivalent circuit diagram in a display cell of an EL display apparatus according to a second embodiment;

Fig. 5 is a timing chart of a scan line select voltage supplied to scan lines, and a data voltage supplied to a data line, in the equivalent
10 circuit in the display cell in the EL display apparatus;

Fig. 6 is a schematic diagram of an EL display apparatus according to a third embodiment;

Fig. 7 is an equivalent circuit diagram in a display cell of the EL display apparatus according to the third embodiment;

Fig. 8 is a timing chart of a scan line select voltage supplied to a
15 select scan line, a write reference voltage supplied to a write scan line, and a data voltage supplied to a data line, in the equivalent circuit in the display cell in an EL display apparatus according to a fourth embodiment;

Fig. 9 is an equivalent circuit diagram in a display cell of the EL display apparatus according to the fourth embodiment;

Fig. 10 is a timing chart of a scan line select voltage supplied to a select scan line, a write reference voltage supplied to a write scan line, and a data voltage supplied to a data line, in the equivalent circuit
25 in the display cell in the EL display apparatus;

Fig. 11A is an equivalent circuit diagram for explaining a driving method of an EL display apparatus according to a fifth embodiment, and Fig. 11B is a timing chart of the equivalent circuit;

Fig. 12 is an equivalent circuit in a replaceable cathode common type display cell in the first to the fifth embodiments;

Fig. 13 is a schematic diagram of the conventional organic EL display apparatus; and

Fig. 14A is an equivalent circuit diagram of a part of a conventional active matrix panel, and Fig. 14B is a graph indicating a voltage drop in a common line.

DETAILED DESCRIPTION

Exemplary embodiments of EL display apparatus and driving methods according to the present invention will be explained in detail, with reference to the accompanying drawings. However, the present invention is not limited to the embodiments.

The characteristic points of the EL display apparatus and the driving method thereof according to a first embodiment are that the common line is eliminated, and one terminal of the capacitor heretofore connected to the common line is connected to the scan line in another display cell adjacent to the display cell having the capacitor, and the voltage applied to the scan line is a stepped pulse.

Fig. 1 illustrates an active matrix panel and a driving circuit in the schematic configuration of the EL display apparatus according to the first embodiment. In Fig. 1, in the active matrix panel 10, n scan

lines Y_1 to Y_n and m data lines X_1 to X_m are formed in a lattice form on a glass substrate, and a display cell 11 is respectively arranged at each point of intersection of these scan lines and data lines. The respective display cells 11 include a TFT as described later. The active matrix
5 panel 10 includes a scan line driving circuit 20 that supplies a scan line select voltage to the n scan lines Y_1 to Y_n at a predetermined timing and a data line driving circuit 30 that supplies a data voltage to the m data lines X_1 to X_m at a predetermined timing. That is, the configuration is the same as that of the conventional organic EL display apparatus
10 shown in Fig. 13. In Fig. 1, other various types of circuit for driving the organic EL display apparatus are omitted.

In the EL display apparatus shown in Fig. 1, the points different from the conventional organic EL display apparatus shown in Fig. 13 are that the common line is eliminated, that one terminal of the
15 capacitor in the respective display cells is connected to the scan line in the adjacent display cell, and that a supplementary scan line Y_{n+1} connected to one terminal of the capacitor in the respective display cells on the n -th line (the last line) is provided. Further, a point that the scan line driving circuit 20 supplies a stepped pulse as the scan line
20 select voltage, and a similar pulse to the supplementary scan line Y_{n+1} is also different. That is, the driving method by the scan line driving circuit 20 is also the characteristic point of the present invention. The internally same pulse as that for the scan line Y_1 is supplied to the supplementary scan line Y_{n+1} by the scan line driving circuit 20.

25 Fig. 2 illustrates an equivalent circuit in the display cell of the EL

display apparatus according to the first embodiment. Fig. 2 expresses three display cells $PX_{(k, i-1)}$, $PX_{(k, i)}$, $PX_{(k, i+1)}$ located on the $i-1$ -th line to the $i+1$ -th line on the k -th row. Here, the equivalent circuit in the display cell $PX_{(k, i)}$ on the i -th line on the k -th row will be explained.

5 The display cell $PX_{(k, i)}$ includes an n-channel select TFT 12_i whose gate is connected to the scan line Y_i and drain is connected to the data line X_k , an n-channel drive TFT 13_i whose gate is connected to the source of the select TFT 12_i and the source is connected to the scan line Y_{i+1} in the low-order display cell $PX_{(k, i+1)}$, a capacitor CS_i connected between
10 the source and the gate of the drive TFT 13_i , and an OLED LD_i whose anode side is connected to a supply line of the supply voltage V_{dd} and cathode side is connected to the drain of the drive TFT 13_i . The display cells $PX_{(k, i-1)}$, $PX_{(k, i+1)}$ and other display cells are expressed by the same equivalent circuit as in the display cell $PX_{(k, i)}$.

15 The operation of the equivalent circuit shown in Fig. 2 will be explained. Fig. 3 illustrates a timing chart of a scan line select voltage supplied to the scan lines Y_{i-1} to Y_{i+2} , and a data voltage supplied to the data line X_k . In Fig. 3, voltage of the scan line Y_{i+2} supplied to the display cell $PX_{(k, i+2)}$ is also shown, for the convenience of explanation.

20 First, during a period t_0 , the scan line driving circuit 20 supplies a voltage V_1 to the scan line Y_{i-1} , and supplies a voltage not larger than a threshold voltage of the respective select TFTs (hereinafter, "0[V]" for the brevity of explanation) with respect to other scan lines (not shown). As a result, only the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$
25 becomes the ON state, and the other select TFTs are in the OFF state.

The voltage V_1 is expressed as:

$$V_1 = V_{dd} - V_{th}.$$

Here, V_{dd} is the supply voltage described above, and V_{th} is a light-emitting threshold voltage of the OLEDs in the respective display cells.

During the period t_0 , a voltage S_0 is supplied to the data line X_k by the data line driving circuit 30. Since the source of the drive TFT 13_{i-1} is connected to the scan line Y_i , the potential thereof indicates the potential of the scan line Y_i , that is, 0[V]. Therefore, when the select TFT 12_{i-1} becomes the ON state, the source-gate voltage of the drive TFT 13_{i-1} , that is, a voltage S_0 is input to the gate of the drive TFT 13_{i-1} . Since the voltage S_0 indicates a positive value not smaller than the threshold voltage of the drive TFT 13_{i-1} , the drive TFT 13_{i-1} becomes the ON state. When the drive TFT 13_{i-1} becomes the ON state, a voltage obtained by subtracting the drain-source voltage of the drive TFT 13_{i-1} from the supply voltage V_{dd} is applied to the OLED LD_{i-1} . Since the drain-source voltage is sufficiently small, the OLED LD_{i-1} is applied with a voltage not smaller than the light-emitting threshold and starts to emit light.

Further, since one terminal of the capacitor CS_{i-1} is also connected to the scan line Y_i , the potential thereof indicates the potential of the scan line Y_i , that is, 0[V], during the period t_0 . Eventually, the potential difference between the data line X_k and the scan line Y_i , that is, the voltage S_0 is written in the capacitor CS_{i-1} .

The data voltage supplied by the data line driving circuit 30 is not

smaller than the voltage V1 and not larger than the voltage V3. That is, the voltage S0, voltages S1 to S5 described later, and voltages V1 and V3 have the following relationship:

$$V1 < S0 \text{ to } S5 < V3.$$

5 On the other hand, the select TFTs in the display cells other than the display cell $PX_{(k, i-1)}$ become the OFF state during the period t0. Therefore, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

10 During the next period t1, the scan line driving circuit 20 supplies a voltage V2 larger than the voltage V1 to the scan line Y_{i-1} , voltage V1 to the scan line Y_i , and 0[V] to scan lines Y_{i+1} and Y_{i+2} , and other scan lines (not shown). As a result, the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$ and the select TFT 12_i in the display cell $PX_{(k, i)}$
15 become the ON state, and the other select TFTs are in the OFF state. The voltage V2 is a sufficiently larger value than the voltage V3.

 During the period t1, a voltage S1 is supplied to the data line X_k by the data line driving circuit 30. Since the source of the drive TFT 13_{i-1} is connected to the scan line Y_i , the potential thereof indicates the
20 potential of the scan line Y_i , that is, V1. Therefore, when the select TFT 12_{i-1} becomes the ON state due to the input of the voltage V2, the source-gate voltage of the drive TFT 13_{i-1} , that is, a voltage S1-V1 is input to the gate of the drive TFT 13_{i-1} . Since the voltage S1-V1 indicates a positive value not smaller than the threshold voltage of the
25 drive TFT 13_{i-1} , the drive TFT 13_{i-1} becomes the ON state.

When the drive TFT 13_{i-1} becomes the ON state, a voltage obtained by subtracting the drain-source voltage of the drive TFT 13_{i-1} and the voltage V1 from the supply voltage V_{dd} is applied to the OLED LD_{i-1}. Since the drain-source voltage is sufficiently small, but the
5 voltage V1 has the relation of $V1 = V_{dd} - V_{th}$, the OLED LD_{i-1} is applied with a voltage smaller than the light-emitting threshold and hence does not emit light. Further, since one terminal of the capacitor CS_{i-1} is also connected to the scan line Y_i, the potential difference between the data line X_k and the scan line Y_i, that is, the voltage S1-V1 is also written in
10 the capacitor CS_{i-1}.

Further, since the source of the drive TFT 13_i is connected to the scan line Y_{i+1}, the potential thereof indicates the voltage of the scan line Y_{i+1}, that is, 0[V]. Therefore, when the select TFT 12_i becomes the ON state due to the input of the voltage V1, the source-gate voltage of
15 the drive TFT 13_i, that is, a voltage S1 is input to the gate of the drive TFT 13_i. Since the voltage S1 indicates a positive value not smaller than the threshold voltage of the drive TFT 13_i, the drive TFT 13_i becomes the ON state. When the drive TFT 13_i becomes the ON state, a voltage obtained by subtracting the drain-source voltage of the drive
20 TFT 13_i from the supply voltage V_{dd} is applied to the OLED LD_i, since the potential of the scan line Y_{i+1} is 0[V]. This state is similar to that of the OLED LD_{i-1} in the period t0, and hence the OLED LD_i starts to emit light. Further, since the capacitor CS_i is in the same state as that of the capacitor CS_{i-1} during the period t0, the potential difference between
25 the data line X_k and the scan line Y_i, that is, the voltage S1 is written in

the capacitor CS_i .

On the other hand, since the select TFTs in the display cells other than the display cell $PX_{(k, i-1)}$ and $PX_{(k, i)}$ become the OFF state during the period $t1$. Therefore, in the initial state in which electric
5 charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

During the next period $t2$, the scan line driving circuit 20 supplies voltage $0[V]$ to the scan line Y_{i-1} , voltage $V2$ to the scan line Y_i ,
10 voltage $V1$ to the scan line Y_{i+1} , and $0[V]$ to scan line Y_{i+2} , and other scan lines (not shown). As a result, the select TFT 12_i in the display cell $PX_{(k, i)}$ and the select TFT 12_{i+1} in the display cell $PX_{(k, i+1)}$ become the ON state, and the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$ and the select TFTs in other display cells are in the OFF state. The voltage
15 $S2$ is supplied to the data line X_k by the data line driving circuit 30 during this period $t2$.

In this state, the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$ is in the OFF state, but since voltage $S1-V1$ is written in the capacitor CS_{i-1} in this display cell, the drive TFT 13_{i-1} becomes the ON state, with the
20 voltage input to the gate thereof. However, since voltage $V2$ having a sufficiently large value is supplied to the scan line Y_i connected to the source of the drive TFT 13_{i-1} , the OLED LD_{i-1} is applied with a voltage smaller than the light-emitting threshold, and hence it does not emit light.

25 On the other hand, since the source of the drive TFT 13_i is

connected to the scan line Y_{i+1} , the potential thereof indicates the potential of the scan line Y_{i+1} , that is, V_1 , during the period t_2 .

Therefore, when the select TFT 12_i becomes the ON state, the source-gate voltage of the drive TFT 13_i , that is, a voltage $S_2 - V_1$ is

5 input to the gate of the drive TFT 13_i . Further, since the source of the drive TFT 13_{i+1} is connected to the scan line Y_{i+1} , the potential thereof indicates the potential of the scan line Y_{i+1} , that is, $0[V]$, during the period t_2 . Therefore, when the select TFT 12_{i+1} becomes the ON state, the source-gate voltage of the drive TFT 13_{i+1} , that is, a voltage S_2 is
10 input to the gate of the drive TFT 13_{i+1} and the capacitor CS_{i+1} .

The state of these display cells $PX_{(k, i)}$ and $PX_{(k, i+1)}$ is the same as that of the display cells $PX_{(k, i-1)}$ and $PX_{(k, i)}$ during the period t_1 .

Therefore, the OLED LD_i is applied with a voltage smaller than the light-emitting threshold, and hence it does not emit light, and the

15 potential difference between the data line X_k and the scan line Y_i , that is, a data voltage $S_2 - V_1$ is written in the capacitor CS_i . Further, the OLED LD_{i+1} starts to emit light, and the potential difference between the data line X_k and the scan line Y_i , that is, data voltage S_2 is written in the capacitor CS_{i+1} .

20 The select TFTs in the display cells other than those display cells are in the OFF state during the period t_2 . Therefore, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

25 During period t_3 , the scan line driving circuit 20 supplies voltage

0[V] to the scan lines Y_{i-1} and Y_i , voltage V2 to the scan line Y_{i+1} , voltage V1 to the scan line Y_{i+2} , and 0[V] to other scan lines (not shown). As a result, the select TFT 12_{i+1} in the display cell $PX_{(k, i+1)}$ and the select TFT 12_{i+2} in the display cell $PX_{(k, i+2)}$ become the ON state, and the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$, the select TFT 12_i in the display cell $PX_{(k, i)}$, and the select TFTs in the other display cells are in the OFF state. The voltage S3 is supplied to the data line X_k by the data line driving circuit 30 during this period t3.

In this state, the select TFT 12_{i-1} in the display cell $PX_{(k, i-1)}$ is in the OFF state, but since voltage S1-V1 is held in the capacitor CS_{i-1} in this display cell, the drive TFT 13_{i-1} becomes the ON state, with the voltage input to the gate thereof. Further, since 0[v] is supplied to the scan line Y_i connected to the source of the drive TFT 13_{i-1} , the OLED LD_i is applied with a voltage larger than the light-emitting threshold, and starts to emit light.

During this period t3, the select TFT 12_i in the display cell $PX_{(k, i)}$ is in the OFF state, but since the voltage S2-V1 is written in the capacitor CS_i in this display cell in the period t2, the drive TFT 13_i becomes the ON state, with the voltage input to the gate thereof. However, since the voltage V2 is supplied to the scan line Y_{i+1} connected to the source of the drive TFT 13_i , the OLED LD_i is applied with a voltage smaller than the light-emitting threshold, and hence does not emit light. In other words, the display cell $PX_{(k, i)}$ is in the same state as the display cell $PX_{(k, i-1)}$ in the period t2.

On the other hand, since the source of the drive TFT 13_{i+1} is

connected to the scan line Y_{i+2} , the potential thereof indicates the potential of the scan line Y_{i+2} , that is, $V1$, during the period $t3$.

Therefore, when the select TFT 12_{i+1} becomes the ON state, the source-gate voltage of the drive TFT 13_{i+1} , that is, a voltage $S3-V1$ is
5 input to the gate of the drive TFT 13_{i+1} and the capacitor CS_{i+1} .

This state is the same as that of the drive TFT 13_{i-1} in the period $t1$. Therefore, the OLED LD_{i+1} is applied with a voltage smaller than the light-emitting threshold, and hence does not emit light, and the potential difference between the data line X_k and the scan line Y_i , that is,
10 the data voltage $S3-V1$ is written the capacitor CS_{i+1} .

The select TFTs in the display cells other than the display cell $PX_{(k, i+2)}$ are in the OFF state during the period $t3$. Therefore, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence
15 the respective OLEDs do not emit light.

In the period $t4$ and onward, a stepped pulse as shown in Fig. 3, formed of voltages $V1$ and $V2$ is supplied to the respective display cells, in the order of selection by the scan line driving circuit 20, that is, in the order that the voltage $V1$ is supplied to the scan line as a scan line
20 select voltage, thereby to repeat the operation described above.

In these operations, the respective display cells operate in a flow having a first phase for allowing the OLED to emit light momentarily based on the data voltage when voltage $V1$ is supplied to the scan line, a second phase for writing in the capacitor the data
25 voltage when voltage $V2$ larger than voltage $V1$ is supplied to the scan

line, without allowing the OLED to emit light, a third phase for holding the written voltage while stopping write in the capacitor, without allowing the OLED to emit light, and a fourth phase for sustaining the light emission of the OLED until the new first phase, based on the written voltage, while stopping write in the capacitor.

At the time of writing the voltage in the second phase, since the potential at one terminal of the capacitor connected to the common line in the conventional configuration is fixed to voltage V1, regardless of the position of the display cell, a desired voltage (data voltage - voltage V1) can be accurately written in the capacitor. However, it is necessary to supply to the data line a voltage larger by voltage V1 than the voltage to be written in the capacitor. Undesired light emission occurs in the first phase, but it is only for a quite short time that can be ignored as compared with the sustained light-emitting time in the fourth phase, and cannot be seen, and hence it does not cause any problem.

As explained above, according to the EL display apparatus and the driving method thereof according to the first embodiment, since one terminal of the capacitor and the source of the drive TFT are connected to the scan line for selecting a low-order line in the display cell including these, the common line that has been heretofore necessary can be eliminated. Further, the data voltage is written in the capacitor, with the potential at one terminal of the capacitor in the display cell fixed to voltage V1, which is input to the scan line, and with no current allowed to flow to the OLED. Therefore, the potential at one terminal of the capacitor does not change according to the position of the display cell

on the line, and a desired voltage can be accurately held in the capacitor. In other words, even when the number of the display cells located in the line direction increases with an increase in the screen size of the active matrix panel 10, such nonuniform luminance, which has heretofore occurred, that it is dark in the central portion and brighter towards the edge does not occur.

The EL display apparatus and the driving method thereof according to a second embodiment will be explained below. The EL display apparatus and the driving method thereof according to the second embodiment has a feature in that in addition to the driving method explained in the first embodiment, a rectangular pulse equal to the pulse width of the stepped pulse is input to display cells other than the display cell in which the stepped pulse is written, to thereby perform data write and data erase at the same time on the same panel.

The schematic configuration of the EL display apparatus according to the second embodiment is as shown in Fig. 1, and hence the explanation thereof is omitted. Therefore, the driving method by the scan line driving circuit 20 will be explained below.

Fig. 4 illustrates an equivalent circuit in a display cell of the EL display apparatus according to the second embodiment. Particularly, Fig. 4 indicates two display cells $PX_{(k, i)}$ and $PX_{(k, i+1)}$ located on the i -th line and the $i+1$ -th line, and two display cells $PX_{(k, j)}$ and $PX_{(k, j+1)}$ located on the j -th line and the $j+1$ -th line away from these two display cells by predetermined lines, on the k -th row. Since the circuit configuration and the signs in the respective display cells are the same

as in the first embodiment, and hence the explanation thereof is omitted.

Fig. 5 illustrates a timing chart of a scan line select voltage supplied to the scan lines Y_i , Y_{i+1} , Y_j , and Y_{j+1} , and a data voltage supplied to the data line X_k , in the equivalent circuit shown in Fig. 4. Voltages V1, V2, and V3 in the figure have the relation shown in the first embodiment.

During the period t1, the scan line driving circuit 20 supplies voltage V1 to the scan line Y_i , voltage V2 to the scan line Y_j , and 0[V] to scan lines Y_{i+1} and Y_{j+1} and other scan lines (not shown). As a result, the select TFT 12_i in the display cell $PX_{(k, i)}$ and the select TFT 12_j in the display cell $PX_{(k, j)}$ become the ON state, and the other select TFTs are in the OFF state.

During the period t1, a data voltage S1 is supplied to the data line X_k by the data line driving circuit 30. Since the source of the drive TFT 13_i is connected to the scan line Y_{i+1} , the potential thereof indicates the potential of the scan line Y_{i+1} , that is, 0[V]. Therefore, when the select TFT 12_i becomes the ON state, the source-gate voltage of the drive TFT 13_i, that is, the voltage S1 is input to the capacitor CS_i and the gate of the drive TFT 13_i. This state is the same as that of the display cell $PX_{(k, i)}$ in the period t1 explained in the first embodiment. Therefore, the OLED LD_i is applied with a voltage not smaller than the light-emitting threshold and starts to emit light, and a potential difference between the data line X_k and the scan line Y_{i+1} , that is, voltage S1 is written in the capacitor CS_i .

Since the source of the drive TFT 13_j is connected to the scan line Y_{j+1}, the potential thereof indicates the potential of the scan line Y_{j+1}, that is, 0[V]. Therefore, when the select TFT 12_j becomes the ON state, the data voltage S1 is input to the capacitor CS_j and the gate of the drive TFT 13_j. This state is also the same as that of the display cell PX_(k, i). Therefore, the OLED LD_j is applied with a voltage not smaller than the light-emitting threshold and starts to emit light, and a potential difference between the data line X_k and the scan line Y_{j+1}, that is, data voltage S1 is written in the capacitor CS_j.

On the other hand, the select TFTs in the display cells other than the display cells PX_(k, i), PX_(k, j) are in the OFF state during the period t1. Therefore, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

During the next period t2, the scan line driving circuit 20 supplies voltage V2 to the scan lines Y_i, Y_j, and Y_{j+1}, voltage V1 to the scan line Y_{i+1}, and 0[V] to other scan lines (not shown). As a result, the select TFT 12_i in the display cell PX_(k, i), the select TFT 12_{i+1} in the display cell PX_(k, i+1), the select TFT 12_j in the display cell PX_(k, j), and the select TFT 12_{j+1} in the display cell PX_(k, j+1) become the ON state, and other select TFTs are in the OFF state.

During this period t2, voltage S2 is supplied to the data line X_k by the data line driving circuit 30. Since the source of the drive TFT 13_i is connected to the scan line Y_{i+1}, the potential thereof indicates the potential of the scan line Y_{i+1}, that is, voltage V1. Therefore, when the

select TFT 12_i becomes the ON state, a voltage S2-V1 is input to the capacitor CS_i and the gate of the drive TFT 13_i. Further, since the source of the drive TFT 13_{i+1} is connected to the scan line Y_{i+2}, the potential thereof indicates the potential of the scan line Y_{i+2}, that is, 0[V].

5 Therefore, when the select TFT 12_{i+1} becomes the ON state, data voltage S2 is input to the capacitor CS_{i+1} and the gate of the drive TFT 13_{i+1}. The state of these display cells PX_(k, j) and PX_(k, i+1) is the same as that of the display cells PX_(k, i) and PX_(k, i+1) in the period t2 explained in the first embodiment. Therefore, the OLED LD_i is applied with a
10 voltage smaller than the light-emitting threshold and hence does not emit light, and a potential difference between the data line X_k and the scan line Y_{i+1}, that is, data voltage S2-V1 is written in the capacitor CS_i. Further, the OLED LD_{i+1} is applied with a voltage not smaller than the light-emitting threshold and starts to emit light, and a potential
15 difference between the data line X_k and the scan line Y_{i+2}, that is, data voltage S2 is written in the capacitor CS_{i+1}.

On the other hand, since the source of the drive TFT 13_j is connected to the scan line Y_{j+1}, the potential thereof indicates the potential of the scan line Y_{j+1}, that is, V2. Therefore, during the period
20 t2, when the select TFT 12_j becomes the ON state, the source-gate voltage of the drive TFT 12_j, that is, voltage S2-V2 is input to the gate of the drive TFT 13_j. Since voltage V2 has a larger value than the data voltage, as explained in the first embodiment, the voltage S2-V2 indicates a negative value. That is, the drive TFT 13_j becomes the
25 OFF state, and the OLED LD_j does not emit light. Since one terminal

of the capacitor CS_j is also connected to the scan line Y_{j+1} , a potential difference between the data line X_k and the scan line Y_{j+1} , that is, negative voltage $S2-V2$ is written in the capacitor CS_j .

Since the source of the drive TFT 13_{j+1} is connected to the scan line Y_{j+2} , the potential thereof indicates the potential of the scan line Y_{j+2} , that is, $0[V]$. Therefore, when the select TFT 12_{j+1} becomes the ON state due to the input of voltage $V2$, the data voltage $S2$ is input to capacitor CS_{j+1} and the gate of the drive TFT 13_{j+1} . Since this state is also the same as that of the display cell $PX_{(k, i)}$ during the period $t1$ explained above. Therefore, the OLED LD_{j+1} is applied with a voltage not smaller than the light-emitting threshold and starts to emit light, and a potential difference between the data line X_k and the scan line Y_{j+2} , that is, data voltage $S2$ is written in the capacitor CS_{j+1} .

Further, the select TFTs in the display cells other than the display cells described above become the OFF state during this period $t2$. Therefore, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

During the next period $t3$, the scan line driving circuit 20 supplies voltage $V2$ to the scan lines Y_{i+1} and Y_{j+1} , and $0[V]$ to scan lines Y_i and Y_j and other scan lines (not shown). As a result, the select TFT 12_{i+1} in the display cell $PX_{(k, i+1)}$ and the select TFT 12_{j+1} in the display cell $PX_{(k, j+1)}$ become the ON state, and other select TFTs are in the OFF state.

During this period $t3$, voltage $S3$ is supplied to the data line X_k

by the data line driving circuit 30. In this state, the select TFT 12_i in the display cell PX_(k, i) is in the OFF state, but since voltage S2-V1 has been written in the capacitor CS_i in the same display cell in the period t2, the drive TFT 13_i becomes the ON state, with the voltage input to the gate thereof. However, since voltage V2 is supplied to the scan line Y_i connected to the source of the drive TFT 13_i, the OLED LD_i is applied with a voltage smaller than the light-emitting threshold, and hence does not emit light, as in the state of the display cell PX_(k, i) in the period t3 explained in the first embodiment.

Further, the source of the drive TFT 13_{i+1} is connected to the scan line Y_{i+2}, but the voltage shown in the timing chart of the scan line Y_i in the periods t1 and t2 is sequentially provided with respect to the scan line Y_{i+2} onward. Therefore, the potential at the source of the drive TFT 13_{i+1} indicates a potential of the scan line Y_{i+2}, that is, voltage V1. Accordingly, when the select TFT 12_{i+1} becomes the ON state, voltage S3-V1 is input to the capacitor CS_{i+1} and the gate of the drive TFT 13_{i+1}. The state of the display cell PX_(k, i+1) is the same as that of the display cell PX_(k, i+1) in the period t3 explained in the first embodiment. In other words, the OLED LD_{i+1} is applied with a voltage smaller than the light-emitting threshold and does not emit light, and a potential difference between the data line X_k and the scan line Y_{i+2}, that is, voltage S3-V1 is written in the capacitor CS_{i+1}.

On the other hand, the select TFT 12_j in the display cell PX_(k, j) is in the OFF state, and since a negative voltage S2-V2 has been written in the capacitor CS_j in this display cell in the period t2, the drive TFT 13_j

becomes the OFF state as well. In other words, the OLED LD_j does not emit light. Particularly, this non-light emission state is sustained until new voltage write is performed, as in the display cell $PX_{(k, i)}$ in the period $t1$. That is, data erase is performed with respect to the display
5 cell $PX_{(k, j)}$.

Further, the source of the drive TFT 13_{j+1} is connected to the scan line Y_{j+1} , but the voltage shown in the timing chart of the scan line Y_j in the periods $t1$ and $t2$ is sequentially provided with respect to the scan line Y_{j+2} onward. Therefore, the potential at the source of the
10 drive TFT 13_{j+1} indicates a potential of the scan line Y_{j+2} , that is, voltage $V2$. This state is the same as that of the display cell $PX_{(k, j)}$ in the period $t2$. In other words, the drive TFT 13_{j+1} becomes the OFF state, with negative voltage $S3-V2$ input to the gate, and the OLED LD_{j+1} does not emit light, and a potential difference between the data line X_k and
15 the scan line Y_{j+2} , that is, a negative voltage $S3-V2$ is written in the capacitor CS_{j+1} .

Since the select TFTs in the display cells other than the display cells described above are in the OFF state in the period $t3$, in the initial state in which electric charge is not held in the capacitors in these
20 display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

During the next period $t4$ and onward, the same operation as described above is repeated sequentially with respect the respective display cells. In other words, the respective display cells allow the
25 OLEDs to emit light by accurate voltage write, in the order of supply of

voltage V1 to the scan line by the scan line driving circuit 20, as the first stage of the stepped pulse. The respective display cells perform data erase in the order of supply of voltage V2, being rectangular pulse, to the scan line by the scan line driving circuit 20, as in the display cells
5 $PX_{(k, j)}$ and $PX_{(k, j+1)}$.

As explained above, according to the EL display apparatus and the driving method thereof according to the second embodiment, in addition to the driving method explained in the first embodiment, a negative voltage is written sequentially to the capacitor in the display
10 cell on the scan line, where voltage write for emitting light is not performed. Therefore, data display and data erase can be executed at the same time on the active matrix panel 10. Particularly, in the data erase operation, a reverse voltage is applied to between the source and gate of the drive TFT, thereby enabling suppression of a threshold
15 voltage shift in the drive TFT.

The EL display apparatus and the driving method thereof according to a third embodiment will be explained below. The EL display apparatus and the driving method thereof according to the third embodiment has a feature in that a scan line connected to the select
20 TFTs in the display cells on the same line (hereinafter, "select scan line") and a line connected to the capacitors in the display cells on the same line (hereinafter, "write scan line") are connected to the scan line driving circuit respectively independently, and a voltage pulse different to each other is applied to the select scan line and the write scan line at
25 a predetermined timing.

Fig. 6 illustrates an active matrix panel and a driving circuit in the schematic configuration of the EL display apparatus according to the third embodiment. In Fig. 6, in the active matrix panel 50, n select scan lines Ya_1 to Ya_n , n write scan lines Yb_1 to Yb_n , and m data lines X_1 to X_m are formed in a lattice form on a glass substrate, and a display cell 51 is respectively arranged at each point of intersection of these select scan lines and data lines. The respective display cells 51 include a TFT as described later. The active matrix panel 50 includes a scan line driving circuit 60 that supplies a scan line select voltage to the n select scan lines Ya_1 to Ya_n at a predetermined timing and supplies a write reference voltage to the n write scan lines Yb_1 to Yb_n at a predetermined timing, and the data line driving circuit 30 that supplies a data voltage to the m data lines X_1 to X_m at a predetermined timing. In Fig. 6, other various types of circuit for driving the organic EL display apparatus are omitted.

In the EL display apparatus shown in Fig. 6, the points different from the conventional organic EL display apparatus shown in Fig. 13 are that the common line heretofore connected to the capacitors in the respective display cells is connected to the scan line driving circuit 60, and that the anode side of the OLED in the respective display cells is connected to the ground line GND. Further, a point that the scan line driving circuit 60 supplies the scan line select voltage and the write reference voltage to the select scan line and the write scan line, respectively, in the state having a predetermined magnitude correlation is also different. That is, the driving method by the scan line driving

circuit 50 is also characteristic.

Fig. 7 illustrates an equivalent circuit in the display cell of the EL display apparatus according to the third embodiment. Fig. 7 expresses three display cells $PX_{(k, i-1)}$, $PX_{(k, i)}$, $PX_{(k, i+1)}$ located on the $i-1$ -th line to the $i+1$ -th line on the k -th row. Here, the equivalent circuit in the display cell $PX_{(k, i)}$ on the i -th line on the k -th row will be explained. The display cell $PX_{(k, i)}$ includes an n-channel select TFT 52_i whose gate is connected to the scan line Ya_i and drain is connected to the data line X_k , an n-channel drive TFT 53_i whose gate is connected to the source of the select TFT 52_i and the source is connected to the scan line Yb_i , a capacitor CS_i connected between the source and the gate of the drive TFT 53_i , and an OLED LD_i whose anode side is connected to the groundline GND and cathode side is connected to the drain of the drive TFT 53_i . The display cells $PX_{(k, i-1)}$, $PX_{(k, i+1)}$ and other display cells are expressed by the same equivalent circuit as in the display cell $PX_{(k, i)}$.

The operation of the equivalent circuit shown in Fig. 7 will be explained. Fig. 8 illustrates a timing chart of a scan line select voltage supplied to the scan lines Ya_{i-1} to Ya_{i+2} , a write reference voltage supplied to the write scan lines Yb_{i-1} to Yb_{i+2} , and a data voltage supplied to the data line X_k . In Fig. 8, voltage of the select scan line Ya_{i+2} and voltage of the write scan line Yb_{i+2} supplied to the display cell $PX_{(k, i+2)}$ are also shown, for the convenience of explanation.

At first, during the period t_0 , the scan line driving circuit 60 supplies a voltage V_2 to the select scan line Ya_{i-1} , supplies a negative supply voltage $-V_{dd}$ to the select scan lines Ya_i to Ya_{i+2} , and other select

scan lines (not shown), and supplies grounded potential (0[V]) to the write scan lines Yb_{i-1} to Yb_{i+2} and other write scan lines (not shown).

As a result, only the select TFT 52_{i-1} in the display cell $PX_{(k, i-1)}$ becomes the ON state, and the other select TFTs are in the OFF state.

5 During the period t_0 , a voltage S_0 is supplied to the data line X_k by the data line driving circuit 70. Since the source of the drive TFT 53_{i-1} is connected to the write scan line Yb_{i-1} , the potential thereof indicates the potential of the write scan line Yb_{i-1} , that is, 0[V]. Therefore, when the select TFT 52_{i-1} becomes the ON state, the
10 source-gate voltage of the drive TFT 53_{i-1} , that is, the voltage S_0 is input to the gate of the drive TFT 53_{i-1} . The voltage S_0 supplied by the data line driving circuit 70 and voltages S_1 to S_5 described later indicate a positive value not smaller than the threshold voltage of the drive TFT 53_{i-1} . That is, the drive TFT 53_{i-1} , becomes the ON state,
15 with voltage S_0 supplied to the gate, to form a current path between the cathode side of the OLED LD_{i-1} and the write scan line Yb_{i-1} . However, since the write scan line Yb_{i-1} indicates 0[V], voltage is not applied to the OLED LD_{i-1} , and hence the OLED LD_{i-1} does not emit light.

 In this state, since one terminal of the capacitor CS_{i-1} is
20 connected to the write scan line Yb_{i-1} , the potential thereof indicates the potential of the write scan line Yb_{i-1} , that is, 0[V], in the period t_0 .

Eventually, a potential difference between the data line X_k and the write scan line Yb_{i-1} , that is, voltage S_0 is written in the capacitor CS_{i-1} .

Particularly, at the time of writing the voltage, since current does not
25 flow to the OLEDs in the display cells connected to the write scan line

Yb_{i-1}, current does not flow into the write scan line Yb_{i-1} from the respective OLEDs. This means that a voltage drop based on the position of the display cell, which has occurred in the conventional common line, does not occur.

5 On the other hand, since the select TFTs in the display cells other than the display cell PX_(k, i-1) are in the OFF state in the period t0, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light.

10 During the next period t1, the scan line driving circuit 60 supplies a voltage V2 to the select scan line Ya_i, a negative supply voltage -V_{dd} to the select scan lines Ya_{i-1}, Ya_{i+1}, and Ya_{i+2} and other select scan lines (not shown), and supplies grounded potential (0[V]) to the write scan lines Yb_{i-1} to Yb_{i+2} and other write scan lines (not shown).
15 As a result, only the select TFT 52_i in the display cell PX_(k, i) becomes the ON state, and the other select TFTs are in the OFF state.

 During the period t1, a voltage S1 is supplied to the data line X_k by the data line driving circuit 70. Since the source of the drive TFT 53_i is connected to the write scan line Yb_i, the potential thereof
20 indicates the potential of the write scan line Yb_i, that is, 0[V]. Therefore, when the select TFT 52_i becomes the ON state, the source-gate voltage of the drive TFT 53_i, that is, the voltage S1 is input to the gate of the drive TFT 53_i. This state is the same as the state in the display cell PX_(k, i-1) in the period t0, and eventually, the drive TFT
25 53_i, with voltage S1 supplied to the gate, becomes the ON state, but

voltage is not applied to the OLED LD_i, and hence the OLED LD_i does not emit light.

In this state, a potential difference between the data line X_k and the scan line Yb_i, that is, the voltage S1 is written in the capacitor CS_i,
5 as in the capacitor CS_{i-1} in the display cell PX_(k, i-1) in the period t0. Even at the time of writing the voltage, since current does not flow into the write scan line Yb_i from the OLEDs in the respective display cells, as explained above, a voltage drop does not occur.

On the other hand, since the select TFTs in the display cells
10 other than the display cell PX_(k, i) are in the OFF state in the period t1, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light. Since the voltage S0 has been written in the capacitor CS_{i-1} in the display cell PX_(k, i-1) in the
15 period t0, the drive TFT 53_{i-1} becomes the ON state. However, since the write scan line Yb_{i-1} indicates 0[V], a voltage is not applied to the OLED LD_{i-1} and hence the OLED LD_{i-1} does not emit light.

During the next period t2, the scan line driving circuit 60 supplies a voltage V2 to the select scan line Ya_{i+1}, a negative supply
20 voltage -V_{dd} to the select scan lines Ya_{i-1}, Ya_i, and Ya_{i+2} and other select scan lines (not shown), and grounded potential (0[V]) to the write scan lines Yb_{i-1} to Yb_{i+2} and other write scan lines (not shown). As a result, only the select TFT 52_{i+1} in the display cell PX_(k, i+1) becomes the ON state, and the other select TFTs are in the OFF state.

25 During the period t2, a voltage S2 is supplied to the data line X_k

by the data line driving circuit 70. Since the source of the drive TFT 53_{i+1} is connected to the write scan line Yb_{i+1}, the potential thereof indicates the potential of the write scan line Yb_{i+1}, that is, 0[V]. Therefore, when the select TFT 52_{i+1} becomes the ON state, the source-gate voltage of the drive TFT 53_{i+1}, that is, the voltage S2 is input to the gate of the drive TFT 53_{i+1}. This state is the same as the state in the display cell PX_(k, i-1) in the period t0, and eventually, the drive TFT 53_{i+1}, with voltage S2 supplied to the gate, becomes the ON state, but voltage is not applied to the OLED LD_{i+1}, and hence the OLED LD_{i+1} does not emit light.

In this state, a potential difference between the data line X_k and the scan line Yb_{i+1}, that is, the voltage S2 is written in the capacitor CS_{i+1}, as in the capacitor CS_{i-1} in the display cell PX_(k, i-1) in the period t0. Even at the time of writing the voltage, as described above, since current does not flow into the write scan line Yb_{i+1} from the OLEDs in the respective display cells, a voltage drop does not occur.

On the other hand, since the select TFTs in the display cells other than the display cell PX_(k, i+1) are in the OFF state in the period t2, in the initial state in which electric charge is not held in the capacitors in these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light. However, since the voltage S0 has been written in the capacitor CS_{i-1} in the display cell PX_(k, i-1) in the period t0, the drive TFT 53_{i-1} becomes the ON state. Further, since the write scan line Yb_{i-1} indicates a negative supply voltage -V_{dd}, the voltage V_{dd} is applied to the OLED LD_{i-1} and hence the

OLED LD_{i-1} starts to emit light.

Further, the voltage S1 has been written in the capacitor CS_i in the display cell PX_(k, i) in the period t1, the drive TFT 53_i becomes the ON state. However, since the write scan line Yb_i indicates 0[V],
5 voltage is not applied to the OLED LD_i, and the OLED LD_i does not emit light.

During the next period t3, the scan line driving circuit 60 supplies the voltage V2 to the select scan line Ya_{i+2}, a negative supply voltage -V_{dd} to the select scan lines Ya_i to Ya_{i+2} and other select scan
10 lines (not shown), a negative supply voltage -V_{dd} to write scan lines Yb_{i-1} and Yb_i, and grounded potential (0[V]) to the write scan lines Yb_{i+1} and Yb_{i+2} and other write scan lines (not shown). As a result, only the select TFT 52_{i+2} in the display cell PX_(k, i+2) becomes the ON state, and the other select TFTs are in the OFF state.

15 During the period t3, a voltage S3 is supplied to the data line X_k by the data line driving circuit 70. Since the source of the drive TFT 53_{i+2} is connected to the write scan line Yb_{i+2}, the potential thereof indicates the potential of the write scan line Yb_{i+2}, that is, 0[V].

Therefore, when the select TFT 52_{i+1} becomes the ON state, the
20 source-gate voltage of the drive TFT 53_{i+2}, that is, the voltage S3 is input to the gate of the drive TFT 53_{i+2}. This state is the same as the state in the display cell PX_(k, i-1) in the period t0, and eventually, the drive TFT 53_{i+2}, with voltage S3 supplied to the gate, becomes the ON state, but voltage is not applied to the OLED LD_{i+2}, and hence the
25 OLED LD_{i+2} does not emit light.

In this state, a potential difference between the data line X_k and the scan line $Y_{b_{i+2}}$, that is, the voltage $S3$ is written in the capacitor CS_{i+2} , as in the capacitor CS_{i-1} in the display cell $PX_{(k, i-1)}$ in the period $t0$. Even at the time of writing the voltage, as described above, since
5 current does not flow into the write scan line $Y_{b_{i+2}}$ from the OLEDs in the respective display cells, a voltage drop does not occur.

On the other hand, since the select TFTs in the display cells other than the display cell $PX_{(k, i+2)}$ are in the OFF state in the period $t3$, in the initial state in which electric charge is not held in the capacitors in
10 these display cells, the respective drive TFTs are in the OFF state, and hence the respective OLEDs do not emit light. However, the drive TFT 53_{i-1} becomes the ON state due to the capacitor CS_i in which the voltage $S0$ has been written. Further, since the write scan line $Y_{b_{i-1}}$ indicates a negative supply voltage $-V_{dd}$, the OLED LD_{i-1} sustains light
15 emission continuously from the period $t2$.

Further, since the voltage $S1$ has been written in the capacitor CS_i in the display cell $PX_{(k, i)}$ in the period $t1$, the drive TFT 53_i becomes the ON state. Since the write scan line Y_{b_i} indicates a negative supply voltage $-V_{dd}$, the OLED LD_i starts to emit light. Since the voltage $S2$
20 has been written in the capacitor CS_{i+1} in the display cell $PX_{(k, i+1)}$ in the period $t2$, the drive TFT 53_{i+1} becomes the ON state. However, since the write scan line $Y_{b_{i+1}}$ indicates $0[V]$, the OLED LD_{i+1} is not applied with the voltage and does not emit light.

During the next period $t4$ and onward, these operations are
25 repeated. In other words, the voltage $V2$ is supplied to the select scan

line in the order of selection by the scan line driving circuit 70, and the negative supply voltage $-V_{dd}$ is supplied to the write scan line forming a pair therewith.

In these repetitive operations, the respective display cells
5 operate in a flow having a first phase for writing a data voltage in the capacitor, without allowing the OLED to emit light, with the voltage V_2 supplied to the select scan line and $-V_{dd}$ supplied to the write scan line, a second phase for holding the voltage stored in the capacitor without allowing the OLED to emit light, with the voltage $0[V]$ supplied to the
10 select scan line and $-V_{dd}$ supplied to the write scan line, and a third phase for sustaining the light emission of the OLED until the new first phase, based on the voltage stored in the capacitor, with $-V_{dd}$ supplied to the select scan line and the write scan line. That is, the operation is performed sequentially with respect to the display cell selected by the
15 scan line driving circuit 70. The respective voltages have the following relation:

$$V_2 > V_1 > 0 > -V_{dd}.$$

As explained above, according to the EL display apparatus and the driving method thereof according to the third embodiment, since the
20 voltage provided to the gate of the select TFT and one terminal of the capacitor is sequentially provided with a predetermined relationship, so that the data voltage can be written in the capacitor without allowing the current to flow to the OLED, the potential at one terminal of the capacitor does not change corresponding to the position of the display
25 cell on the line, and hence a desired voltage can be accurately held in

the capacitor. In other words, even if the number of the display cells located in the line direction increases due to a large screen size of the active matrix panel 50, such nonuniform luminance, which has heretofore occurred, that it is dark in the central portion and brighter towards the edge does not occur.

The EL display apparatus and the driving method thereof according to a fourth embodiment will be explained below. The EL display apparatus and the driving method thereof according to the fourth embodiment has a feature in that a pulse having a different pattern is input to display cells other than the display cell in which a pulse having the pattern as shown in Fig. 8 is written, to thereby perform data write and data erase at the same time on the same panel.

The schematic configuration of the EL display apparatus according to the fourth embodiment is as shown in Fig. 6, and hence the explanation thereof is omitted. Therefore, the driving method by the scan line driving circuit 60 will be explained below.

Fig. 9 illustrates an equivalent circuit in the display cell of the EL display apparatus according to the fourth embodiment. Particularly, Fig. 9 indicates two display cells $PX_{(k, i)}$ and $PX_{(k, i+1)}$ located on the i -th line and the $i+1$ -th line, and two display cells $PX_{(k, j)}$ and $PX_{(k, j+1)}$ located on the j -th line and the $j+1$ -th line away from these two display cells by predetermined lines, on the k -th row. Since the circuit configuration and the signs in the respective display cells are the same as in the third embodiment, and hence the explanation thereof is omitted.

Fig. 10 illustrates a timing chart of a scan line select voltage supplied to the scan lines Y_{ai} , Y_{ai+1} , Y_{aj} , and Y_{aj+1} , a write reference voltage supplied to the write scan lines Y_{bi} , Y_{bi+1} , Y_{bj} , and Y_{bj+1} , and a data voltage supplied to the data line X_k , in the equivalent circuit shown in Fig. 9. Voltages $V1$, $V2$, and $-V_{dd}$ in the figure have the relation shown in the third embodiment, and the relation between a voltage $V3$ described later and the voltage $V1$ is: $V3 > V1$. The operation in the respective periods $t0$ to $t4$ for the display cells $PX_{(k, i)}$ and $PX_{(k, i+1)}$ is the same as that in the respective periods explained in the third embodiment, and hence the explanation thereof is omitted. Only the operation in the display cells $PX_{(k, j)}$ and $PX_{(k, j+1)}$, in other words, the operation in the display cell to be erased, will be explained.

At first, during the period $t0$, the scan line driving circuit 60 supplies a negative voltage $-V_{dd}$ to the select scan lines Y_{aj} and Y_{aj+1} , and select scan lines in other display cells to be erased (not shown), a voltage $V3$ to write scan lines Y_{bj} , and a negative voltage $-V_{dd}$ to the write scan lines Y_{bj+1} and write scan lines in other display cells to be erased (not shown). It is assumed here that the display cells $PX_{(k, j)}$ and $PX_{(k, j+1)}$, and other display cells to be erased are in the light emitting state. Therefore, with the supply of the voltage by the scan line driving circuit 60, the respective select TFTs in the display cells $PX_{(k, j)}$ and $PX_{(k, j+1)}$, and other display cells to be erased (not shown) become the OFF state.

During the period $t0$, the data voltage $S0$ is supplied to the data line X_k by the data line driving circuit 70. Since the respective select

TFTs in the display cells to be erased are in the OFF state, the capacitors in these display cells are not affected by the voltage S0. On the other hand, since a data voltage has been written in the capacitors in these display cells in other periods, the display cells are to

5 be allowed to emit light or to be erased, according to the state of potential of the write scan line connected to one terminal of the capacitor. In this period t0, since the write scan line Yb_j indicates a voltage V3 larger than the data voltage, the positive voltage written in the capacitor CS_j is discharged to set the drive TFT 53_j in the display

10 cell PX_(k, j) to the OFF state, and hence the OLED LD_j is turned off. Further, since write scan line Yb_{j+1} indicates a negative supply voltage -V_{dd}, the voltage stored in the capacitor CS_{j+1} is provided to the gate of the drive TFT 53_{j+1} in the display cell PX_(k, j+1), and hence the OLED LD_j sustains light emission.

15 During the next period t1, the scan line driving circuit 60 supplies the voltage V2 to the select scan line Ya_j, a negative supply voltage -V_{dd} to the select scan line Ya_{j+1}, and other select scan lines (not shown) in the display cells to be erased, voltage V3 to the write scan lines Yb_j and Yb_{j+1}, and the negative supply voltage -V_{dd} to the

20 other write scan lines (not shown) in the display cells to be erased. As a result, the select TFT 52_j in the display cell PX_(k, j) becomes the ON state, and select TFT 52_{j+1} in the display cell PX_(k, j+1) becomes the OFF state.

During the period t1, the voltage S1 is supplied to the data line

25 X_k by the data line driving circuit 70. Since the source of the drive TFT

53_j is connected to the write scan line Yb_j, the potential thereof indicates the potential of the write scan line Yb_j, that is, voltage V3. Therefore, when the select TFT 52_j becomes the ON state, a negative voltage S1-V3 is input to the capacitor CS_j and the gate of the drive TFT 53_j. As a result, the drive TFT 53_j becomes the OFF state, and hence the OLED LD_j sustains the light-out state. Further, the negative voltage S1-V3 is written in the capacitor CS_j.

On the other hand, since the select TFT 52_{j+1} is in the OFF state, but the write scan line Yb_{j+1} indicates the voltage V3 larger than the data voltage, the positive voltage written in the capacitor CS_{j+1} is discharged, and the drive TFT 53_{j+1} in the display cell PX_(k, j+1) becomes the OFF state. That is, the OLED LD_{j+1} is turned off.

During the next period t2, the scan line driving circuit 60 supplies the negative supply voltage -V_{dd} to the select scan line Ya_j and other select scan lines (not shown) in the display cells to be erased, voltage V2 to the select scan line Ya_{j+1}, voltage V3 to the write scan line Yb_j and Yb_{j+1}, and the negative supply voltage -V_{dd} to the other write scan lines (not shown) in the display cells to be erased. As a result, the select TFT 52_j in the display cell PX_(k, j) becomes the OFF state, and the select TFT 52_{j+1} in the display cell PX_(k, j+1) becomes the ON state.

During the period t2, the data line driving circuit 70 supplies voltage S2 to the data line X_k. Since the source of the drive TFT 53_{j+1} is connected to the write scan line Yb_{j+1}, the potential thereof indicates the potential of the write scan line Yb_{j+1}, that is, voltage V3. Therefore, when the select TFT 52_{j+1} becomes the ON state, a negative voltage

S2-V3 is input to the capacitor CS_{j+1} and the gate of the drive TFT 53_{j+1}. As a result, the drive TFT 53_{j+1} becomes the OFF state, and hence the OLED LD_{j+1} sustains the light-out state. Further, the negative voltage S2-V3 is written in the capacitor CS_{j+1} .

5 On the other hand, the select TFT 52_j is in the OFF state, but since the negative voltage S1-V3 has been written in the capacitor CS_j in the period t1, the drive TFT 53_j is still in the OFF state, and the OLED LD_j sustains the light-out state.

 During the next period t3, the scan line driving circuit 60
10 supplies the negative supply voltage $-V_{dd}$ to the select scan lines Ya_j , Ya_{j+1} , and other select scan lines (not shown) in the display cells to be erased, 0[V] to the write scan lines Yb_j , voltage V3 to the write scan line Yb_{j+1} , and the negative supply voltage $-V_{dd}$ to the other write scan lines (not shown) in the display cells to be erased. As a result, the select
15 TFT 52_j in the display cell $PX_{(k, j)}$ and select TFT 52_{j+1} in the display cell $PX_{(k, j+1)}$ both become the OFF state.

 During the period t3, the data line driving circuit 70 supplies data voltage S3 to the data line X_k . However, since the respective select TFTs in the display cells to be erased are in the OFF stage, the
20 capacitors in these display cells are not affected by the voltage S3. On the other hand, since the negative voltage S1-V3 has been written in the capacitor CS_j in the display cell $PX_{(k, j)}$ in the period t1, the drive TFT 53_j is still in the OFF state, and the OLED LD_j sustains the light-out state. Likewise, since the negative voltage S2-V3 has been written in
25 the capacitor CS_{j+1} in the display cell $PX_{(k, j+1)}$ in the period t2, the drive

TFT 53_{j+1} is still in the OFF state, and the OLED LD_{j+1} sustains the light-out state.

During the next period t4 and onward, similar operations to those described above are repeated sequentially with respect to the
5 respective display cells. In other words, as explained in the third embodiment, the display cells located on a select scan line at a certain position can be made to emit light sequentially, without causing a voltage drop on the select scan line, and data erase is performed sequentially from the display cell located on another select scan line on
10 the same active matrix panel.

As explained above, according to the EL display apparatus and the driving method according to the fourth embodiment, in addition to the driving method explained in the third embodiment, a negative voltage is sequentially written in the capacitors in the display cells on
15 the scan line, in which voltage write for emitting light is not performed. As a result, data display and data erase can be executed at the same time on the active matrix panel 50. Particularly, in the data erase operation, a reverse voltage is applied to between the source and gate of the drive TFT, thereby enabling suppression of a threshold voltage
20 shift in the drive TFT.

The EL display apparatus and the driving method thereof according to a fifth embodiment will be explained below. The EL display apparatus and the driving method thereof according to the fifth embodiment has a feature in that in a conventional configuration having
25 a common line as shown in Fig. 14A, a voltage drop on the common

line in the respective display cells is predicted, and the size of the data voltage is adjusted according to the prediction result.

Fig. 11 illustrates a driving method of the EL display apparatus according to the fifth embodiment. Particularly, Fig. 11A indicates a display cell row in the i-th line on the active matrix panel, and Fig. 11B indicates a data voltage supplied to the respective display cells.

If it is assumed that the current flowing from the respective display cells to the common line 31 is $i_1, i_2, \dots, i_p, \dots, i_m$, a voltage ($V_{s, p}$) obtained by adding a voltage drop between the display cells on the common line 31 up to the p-th pixel from the left of the common line 31 becomes a potential on the common line 31 in the k-th display cell $PX_{(p, i)}$, and is expressed by the following equation (1).

$$V_{s, p} = r \sum_{j=1}^p \left(\sum_{k=j}^m i_{L, k} - \sum_{k=1}^{j-1} i_{R, k} \right) \quad \dots(1)$$

where r refers to a resistance in the wiring resistance between the display cells.

Further,

$$i_{L, k} = \frac{n+1-k}{n+1} \cdot i_k, \quad i_{R, k} = \frac{k}{n+1} \cdot i_k \quad \dots(2)$$

where $i_{L, k}$ refers to the current flowing from the display cell $PX_{(p, i)}$ to the left side of the common line 31, and $i_{R, k}$ refers to the current flowing from the display cell $PX_{(p, i)}$ to the right side of the common line 31.

Therefore, a deviation $\delta V_{ds, m}$ of the voltage between the drain-source of the drive TFT when a voltage drop does not occur in the

common line 31, that is, the common line 31 is the grounded potential, and when the potential of the common line 31 has eventually risen due to the voltage drop can be expressed as:

$$\delta V_{ds,p} = V'_{ds,p} - V_{ds,p} = (V_{d,p} - V_{s,p}) - (V_{d,p} - 0) = -V_{s,p} \quad \dots(3)$$

5 where $V_{d,p}$ refers to the drain potential of the drive TFT, and $V_{s,p}$ refers to the source potential of the drive TFT.

In other words, a voltage less than the original voltage by the deviation $\delta V_{ds,m}$ is applied to the OLEDs in the respective display cells, and as a result, the current flowing to the OLEDs decreases to
 10 decrease the luminance. Therefore, if a voltage V'_{gs} , in which the decrease of the voltage is compensated, (hereinafter, "compensated voltage") is applied to the gate of the drive TFT instead of the original voltage V_{gs} , a decrease in luminance of the OLEDs due to the voltage drop can be compensated. Here, if a decrease in the applied voltage
 15 to the OLED is designated as δV_{ds} , a conductance of the drive TFT is designated as g_m , and an output resistance is designated as r_D , a change in the current (δI_{ds}) flowing to the drive TFT can be expressed by the following equation (4):

$$\delta I_{ds} = \frac{\partial I_{ds}}{\partial V_{gs}} \delta V_{gs} + \frac{\partial I_{ds}}{\partial V_{ds}} \delta V_{ds} = g_m \cdot \delta V_{gs} + \frac{1}{r_D} \delta V_{ds} \quad \dots(4)$$

20 Therefore, from $\delta I_{ds} = 0$, it can be expressed as:

$$\delta V_{gs} = -\frac{1}{r_D \cdot g_m} \cdot \delta V_{ds} \quad \dots(5)$$

Here, if the original voltage provided to the gate of the drive TFT in the display cell $PX_{(p,i)}$ is designated as $V_{gs,p}$, and the compensated

voltage is designated as $V'_{gs, p}$, the compensated voltage can be expressed as:

$$\begin{aligned} V'_{gs, p} &= V_{gs, p} + \delta V_{gs, p} = V_{gs, p} - \frac{\delta V_{ds, p}}{r_D \cdot g_m} \\ &= V_{gs, p} + \frac{r}{r_D \cdot g_m} \sum_{j=1}^p \left(\sum_{k=j}^m i_{L, k} - \sum_{k=1}^{j-1} i_{R, k} \right) \end{aligned} \quad \dots(6)$$

Therefore, if the data voltage is increased so that the data line driving circuit can provide the compensated voltage $V'_{gs, p}$ to the gate of the drive TFT in the display cell $PX_{(p, i)}$, light emission of a desired luminance can be obtained. The compensated voltage can be respectively obtained for the respective display cells other than the display cell $PX_{(p, i)}$, by making p correspond to the row position of the display cell, in the equation (6). In other words, by adjusting the data voltage based on the compensated voltage provided by the equation (6), as shown in Fig. 11B, the data line driving circuit can make the OLEDs in the display cells over the whole line emit light at a desired luminance.

As explained above, according to the EL display apparatus and the driving method thereof according to the fifth embodiment, in the configuration of the conventional active matrix panel having the common line, the compensated voltage for compensating a drop in the applied voltage to the respective OLEDs resulting from a voltage drop on the common line is anticipated, and the data line driving circuit adjusts the size of the data voltage based on the anticipated value. As a result, even if the number of display cells located in the line direction increases due to a large screen size of the active matrix panel, such nonuniform luminance, which has heretofore occurred, that it is dark in

the central portion and brighter towards the edge does not occur.

In the first to the fifth embodiments, a so-called anode common type display cell, in which the supply line of the supply voltage V_{dd} is connected to the anode side of the OLED, is shown, but as shown in Fig. 12, the same effects can be obtained by adopting a so-called cathode common type display cell, in which the scan line or the common line is connected to the cathode side of the OLED.

Further, in the first to the fifth embodiments, an OLED has been mentioned as the self-luminescent element, but instead of the OLED, the same effects can be obtained even when other electroluminescent devices such as an inorganic LED or a light emitting diode is used.

According to the EL display apparatus and the driving method thereof according to the present invention, since one terminal of the capacitor and the source of the drive transistor are connected to the scan line for selecting a low-order line in the display cell including these, the common line, which has been heretofore necessary, can be eliminated. Further, since the data voltage is written in the capacitor, with the potential at one terminal of the capacitor in the display cell fixed to voltage V_1 , which is input to the scan line, and with no current allowed to flow to the electroluminescent device. Therefore, the potential at one terminal of the capacitor does not change according to the position of the display cell on the line, and a desired voltage can be accurately held in the capacitor.

According to the EL display apparatus and the driving method thereof according to the present invention, in addition to the effect of

the above invention, there is the effect that a negative voltage is written sequentially to the capacitor in the display cell on the scan line, where voltage write for emitting light is not performed, and hence data display and data erase can be executed at the same time on the active matrix
5 panel.

According to the EL display apparatus and the driving method thereof according to the present invention, since the data voltage is written in the capacitor in the respective display cells, with the capacitor fixed to a predetermined potential by the write scan line independent
10 from the select scan line for driving the select transistor, without allowing the current to flow to the electroluminescent device, the potential at one terminal of the capacitor does not change corresponding to the position of the display cell on the line, and hence a desired voltage can be accurately held in the capacitor.

15 According to the EL display apparatus and the driving method thereof according to the present invention, in addition to the effect of the above invention, there is the effect that a negative voltage is sequentially written in the capacitors in the display cells on the write scan line, in which voltage write for emitting light is not performed, and
20 hence data display and data erase can be executed at the same time on the active matrix panel.

According to the EL display apparatus and the driving method thereof according to the present invention, in the configuration of the conventional active matrix panel having the common line, the
25 compensated voltage for compensating a drop in the applied voltage to

the respective electroluminescent devices resulting from a voltage drop on the common line is anticipated, and the data line driving circuit adjusts the size of the data voltage based on the anticipated value. As a result, there is the effect that even if the number of display cells
5 located in the line direction increases due to a large screen size of the active matrix panel, such nonuniform luminance, which has heretofore occurred, that it is dark in the central portion and brighter towards the edge does not occur.

Although the invention has been described with respect to a
10 specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

15